Integrated Plasma Control in Next-Generation Devices Using DIII–D Modeling and Simulation Approaches*

R.D. Deranian,¹ J.A. Leuer,¹ J.R. Ferron,¹ D.A. Humphreys,¹ R.D. Johnson,¹ B.G. Penaflor,¹
M.L. Walker,¹ A.S. Welander,¹ B. Wan,² Y. Gribov,³ M. Kwon,⁴ H. Jhang,⁴
and R.R. Khayrutdinov⁵

 ¹General Atomics, P.O. Box 85608, San Diego, California 92186-5608 e-mail: deranian@fusion.gat.com
 ²Academia Sinica, IPP, P.O. Box 1126, Hefei 230031, Anhui Province China
 ³ITER Naka, 801-1 Mukouyama, Naka-machi, Naka-gun, Ibaraki-ken, 31-0193
 ⁴Korea Advanced Institute of Science and Technology, Daejeon, Republic of Korea
 ⁵TRINITI Laboratory, Troitsk, Moscow, Russia

An extensive set of software tools for integrated plasma control has been developed, validated, and applied to the DIII-D tokamak to design controllers for plasma shape and both axisymmetric and non-axisymmetric MHD instabilities [1]. The integrated plasma control approach uses validated physics models to design controllers, and confirms their performance by operating actual machine control hardware and software against detailed tokamak system simulations. These tools are being applied to several fusion device designs which require integrated plasma control for high reliability advanced tokamak or burning plasma operation, including KSTAR, EAST, and ITER. DIII-D physics-based models include conductors, diagnostics, power supplies, and both linear and nonlinear plasma models. Controller designs are based on multivariable linear methods and are robust to model uncertainty in dynamic shaping performance. Simulations incorporating detailed models are performed offline to confirm performance in the presence of such nonlinear effects as voltage saturation, power supply rate limits, and plasma configuration changes (e.g. from single to double-null). Plasma control systems (PCS) based on the DIII-D PCS [2] have been designed for each of these devices. These systems can be connected to the detailed control simulations to verify event handling and demonstrate functioning of control action under realistic hardware (cpu and network) conditions. Results of simulations are shown, illustrating limitations on performance imposed by each device design, engineering choices, and control system algorithms and hardware. Such simulations allow confirmation of performance prior to actual implementation on an operating device.

- [1] D.A. Humphreys, Proc. 20th IEEE/NPSS, San Diego, CA (2003).
- [2] B.G. Penaflor, Proc. 4th IAEA Tech. Mtg. on Ctrl Data Acq., San Diego, CA (2003).

^{*}This work was supported by the U.S. Department of Energy under Cooperative Agreement DE-FC02-04ER54698.